Institute for Communication Technologies and Embedded Systems

logo: Institute for Communication Technologies and Embedded Systems

parti-gem5: gem5's Timing Mode Parallelised

Authors:
Cubero-Cascante, J. ,  Zurstraßen, N. ,  Nöller, J. ,  Leupers, R. ,  Joseph, J. M.
Book Title:
Embedded Computer Systems: Architectures, Modeling, and Simulation
Publisher:
Springer Nature Switzerland
Date:
2023
DOI:
10.1007/978-3-031-46077-7_12
hsb:
RWTH-RWTH-2023-12157
Language:
English
Abstract:
Detailed timing models are indispensable tools for the design space exploration of Multiprocessor Systems on Chip (MPSoCs). As core counts continue to increase, the complexity in memory hierarchies and interconnect topologies is also growing, making accurate predictions of design decisions more challenging than ever. In this context, the open-source Full System Simulator (FSS) gem5 is a popular choice for MPSoC design space exploration, thanks to its flexibility and robust set of detailed timing models. However, its single-threaded simulation kernel severely hampers its throughput. To address this challenge, we introduce parti-gem5, an extension of gem5 that enables parallel timing simulations on modern multi-core simulation hosts. Unlike previous works, parti-gem5 supports gem5's timing mode, the O3CPU, and Ruby's custom cache and interconnect models. Compared to reference single-thread simulations, we achieved speedups of up to 42.7x when simulating a 120-core ARM MPSoC on a 64-core x86-64 host system. While our method introduces timing deviations, the error in total simulated time is below 15% in most cases.
Download:
BibTeX